

Appl. No. 09/996,279  
Amdt. Dated December 17, 2003  
Reply to Office Action of September 24, 2003

CLAIM AMENDMENTS

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

Claim 1 (currently amended). A method for fabricating a double gate MOSFET, which comprises the steps in the following sequence for producing gates aligned accurately with one another:

providing a substrate structure having a silicon substrate layer, a first insulation layer disposed on the silicon substrate layer, a first ~~spacer~~ separation layer disposed on the first insulation layer, and a semiconductor layer disposed on the first ~~spacer~~ separation layer;

patterning the semiconductor layer resulting in a semiconductor layer structure provided as a channel of the double gate MOSFET;

depositing a second ~~spacer~~ separation layer on the semiconductor layer structure and the first ~~spacer~~ separation layer;

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

completely embedding the semiconductor layer structure in the first and second ~~spacer~~ separation layers by patterning the first and second ~~spacer~~ separation layers;

depositing a second insulation layer on a structure formed of the first and second ~~spacer~~ separation layers;

vertically etching two depressions disposed along one direction, the two depressions dimensioned such that the semiconductor layer structure is situated completely between them, during the etching of the two depressions, the second insulation layer, the first and second ~~spacer~~ separation layers and, in each case on both sides, an edge section of the semiconductor layer structure being etched through completely in each case;

filling the depressions with an electrically conductive material;

forming a contact hole in the second insulation layer;

~~selectively removing a region of the first and second spacer~~  
separation layers extending from through the contact hole to  
the semiconductor layer structure and in which region the  
semiconductor layer structure is embedded in the separation

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

layers by etching the region of the separation layers through  
the contact hole made in the second insulation layer;

applying third insulation layers on inner walls of a the  
region of removed ~~spacer~~ separation layers and on surfaces of  
the semiconductor layer structure; and

introducing a further electrically conductive material into  
the region of the removed ~~spacer~~ separation layers.

Claim 2 (currently amended). The method according to claim 1,  
which comprises forming the substrate structure by applying  
the first insulation layer, the first ~~spacer~~ separation layer,  
and the semiconductor layer one after another.

Claim 3 (original). The method according to claim 2, which  
comprises recrystallizing the semiconductor layer after being  
applied by being irradiated with a laser beam.

Claim 4 (currently amended). The method according to claim 1,  
which comprises  
forming the substrate structure by the steps of:

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

providing the silicon substrate functioning as a first semiconductor substrate;

applying the first insulation layer on the first semiconductor substrate;

providing a second semiconductor substrate;

applying the first ~~spacer~~ separation layer on the second semiconductor substrate;

connecting the first and second semiconductor substrates to one another using a wafer bonding process between the insulation layer and the first ~~spacer~~ separation layer; and

reducing a thickness of the second semiconductor substrate resulting in the semiconductor layer.

Claim 5 (currently amended). The method according to claim 1, which comprises forming the first and second ~~spacer~~ separation layers from silicon nitride.

Claim 6 (original). The method according to claim 1, which comprises planarizing the second insulation layer after being deposited.

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

Claim 7 (currently amended). The method according to claim 1, which comprises carrying out the step of selectively removing the first and second ~~spacer~~ separation layers through the contact hole made in the second insulation layer.

Claim 8 (original). The method according to claim 1, which comprises forming the electrically conductive material from a material selected from the group consisting of doped polycrystalline silicon, metal and silicide.

Claim 9 (original). The method according to claim 8, which comprises forming the doped polycrystalline silicon by chemical vapor phase deposition and a doping is performed during the deposition.

Claim 10 (currently amended). The method according to claim 1, which comprises selectively removing the first and second ~~spacer~~ separation layers by wet-chemical etching.

Claim 11 (original). The method according to claim 1, which comprises applying the third insulation layers using a thermal oxidation process.

Claim 12 (currently amended). The method according to claim 11, which comprises producing a relatively thin oxide layer on

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

the surface of the semiconductor layer structure and producing a relatively thick oxide layer on the inner walls of the region of the removed ~~spaser~~ separation layers.

Claim 13 (original). The method according to claim 1, which comprises forming the further electrically conductive material from a material selected from the group consisting of doped polycrystalline silicon, metal and silicide.

Claim 14 (original). The method according to claim 13, which comprises forming the doped polycrystalline silicon by chemical vapor phase deposition and a doping is performed during the chemical vapor phase deposition.

Claim 15 (original). The method according to claim 1, which comprises applying an oxide layer as the first insulation layer.

Claim 16 (original). The method according to claim 1, which comprises applying a silicon layer as the semiconductor layer.

Claim 17 (original). The method according to claim 1, which comprises depositing an oxide layer as the second insulation layer.

Appl. No. 09/996,279

Amdt. Dated December 17, 2003

Reply to Office Action of September 24, 2003

Claim 18 (original). The method according to claim 1, which comprises applying oxide layers as the third insulation layers.

Claim 19 (original). The method according to claim 9, which comprises using arsenic atoms in the doping process.

Claim 20 (original). The method according to claim 14, which comprises using phosphorous atoms in the doping process.

Claims 21-25 (canceled).